FAIRCHILD

SEMICONDUCTOR TM

Revised June 2002

June 2002

FIN1026 3.3V LVDS 2-Bit High Speed Differential Receiver

General Description

This dual receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100mV, to LVTTL signal levels. LVDS provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.

The FIN1026 can be paired with its companion driver, the FIN1025, or any other LVDS driver.


Features

- Greater than 400Mbs data rate
- Flow-through pinout simplifies PCB layout
- 3.3V power supply operation
- 0.4ns maximum differential pulse skew
- 2.5ns maximum propagation delay
- Low power dissipation
- Power-Off protection
- Fail safe protection for open-circuit, shorted and terminated non-driven input conditions
- Meets or exceeds the TIA/EIA-644 LVDS standard
- 14-Lead TSSOP package saves space

Ordering Code:

Order Number	Package Number	Package Description
FIN1026MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.





Pin Descriptions

Pin Name	Description
R _{OUT1} , R _{OUT2}	LVTTL Data Outputs
R _{IN1+} , R _{IN2+}	Non-Inverting LVDS Inputs
R _{IN1-} , R _{IN2-}	Inverting LVDS Inputs
EN	Driver Enable Pin
EN	Inverting Driver Enable Pin
V _{CC}	Power Supply
GND	Ground
NC	No Connect

Truth Table

	Inputs				
EN	EN	R _{IN+}	R _{IN-}	R _{OUT}	
Н	L or Open	Н	L	Н	
Н	L or Open	L	Н	L	
Н	L or Open	Fail Safe Condition		Н	
Х	Н	Х	Х	Z	
L or Open	Х	Х	Х	Z	

L = LOW Logic Level

X = Don't Care

Z = High Impedance

Fail Safe = Open, Shorted, Terminated

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +4.6V
LVDS DC Input Voltage (V _{IN})	-0.5V to +4.6V
LVTTL DC Input Voltage (VIN)	-0.5V to 6V
DC Output Voltage (V _{OUT})	-0.5V to 6V
DC Output Current (I _O)	16mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Max Junction Temperature (T _J)	150°C
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C
ESD (Human Body Model)	10,000V
ESD (Machine Model)	600V

Recommended Operating Conditions

Supply Voltage (V _{CC})	3.0V to 3.6V
Magnitude of Differential Voltage	
(V _{ID})	100mV to V_{CC}
Common-Mode Input Voltage (VIC)	0.05V to 2.35V
Input Voltage (V _{IN})	0 to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

DC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 2)	Max	Units
V _{TH}	Differential Input Threshold HIGH	See Figure 1, $V_{IC} = +0.05V$, +1.2V, or 2.35V			100	mV
V _{TL}	Differential Input Threshold LOW	See Figure 1, $V_{IC} = +0.05V$, +1.2V, or 2.35V	-100			mV
I _{IN}	Input Current	$V_{IN} = 0V \text{ or } V_{CC}$			±20	μA
I _{I(OFF)}	Power-Off Input Current	$V_{CC} = 0V, V_{IN} = 0V \text{ or } 3.6V$			±20	μA
V _{OH} Ou	Output HIGH Voltage	$I_{OH} = -100 \ \mu A$	V _{CC} -0.2	3.29		V
		$I_{OH} = -8 \text{ mA}$	2.4	3.1		v
V _{OL} Output LOW Voltage	Output LOW Voltage	I _{OH} = 100 μA		0	0.2	V
		I _{OL} = 8 mA		0.18	0.5	
I _{OZ}	Disabled Output Leakage Current	EN = 0.8 and EN* = 2V, V_{OUT} = 3.6V or 0V			±20	μA
V _{IK}	Input Clamp Voltage	I _{IK} = -18 mA	-1.5	-0.8		V
I _{OS}	Output Short Circuit Current	Receiver Enabled, V _{OUT} = 0V (one output shorted at a time)	-15		-100	mA
I _{CCZ}	Disabled Power Supply Current	Receiver Disabled		2.6	5	mA
I _{CC}	Power Supply Current	Receiver Enabled, (R _{IN+} = 1V and R _{IN-} = 1.4V) or (R _{IN+} = 1.4V and R _{IN-} = 1V)		4.8	8.5	mA

Note 2: All typical values are at $T_A=25^\circ C$ and with $V_{CC}=3.3 V.$


Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t _{PLH}	Propagation Delay LOW-to-HIGH		1.0		2.5	ns
t _{PHL}	Propagation Delay HIGH-to-LOW	-	1.0		2.5	ns
t _{TLH}	Output Rise Time (20% to 80%)	$ V_{ID} = 400 \text{ mV}, C_L = 10 \text{ pF}$ See Figure 1 and Figure 2		0.7	1.2	ns
t _{THL}	Output Fall Time (80% to 20%)			0.7	1.2	ns
t _{SK(P)}	Pulse Skew t _{PLH} - t _{PHL}				0.4	ns
t _{SK(LH)}	Channel-to-Channel Skew	-			0.3	ns
t _{SK(HL)}	(Note 4)				0.5	115
t _{SK(PP)}	Part-to-Part Skew (Note 5)				1.0	ns
f _{MAX}	Maximum Operating Frequency (Note 6)		200	375		MHz
t _{PZH}	LVTTL Output Enable Time from Z to HIGH				6.0	ns
t _{PZL}	LVTTL Output Enable Time from Z to LOW	$R_L = 1k\Omega$, $C_L = 10 \text{ pF}$,			6.0	ns
t _{PHZ}	LVTTL Output Disable Time from HIGH to Z	See Figure 3			6.0	ns
t _{PLZ}	LVTTL Output Disable Time from LOW to Z				6.0	ns
CIN	Input Capacitance	Enable Inputs		3.0		pF
		R _{IN} Inputs		4.2		pr
COUT	Output Capacitance			6		pF

Note 3: All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$.

AC Electrical Characteristics


Note 4: t_{SK(LH)}, t_{SK(HL)} is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.

Note 5: $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits. Note 6: f_{MAX} Criteria: Input $t_R = t_F < 1$ ns, $V_{ID} = 300$ mV, (1.05V to 1.35V pp), 50% duty cycle; Output duty cycle 40% to 60%, $V_{OL} < 0.5V$, $V_{OH} > 2.4V$. All channels switching in phase.




FIN1026





4



FIN1026 3.3V LVDS 2-Bit High Speed Differential Receive

www.fairchildsemi.com